BITSILICA

Physical Design Engineer Experience : 3+ Years Salary Range :SGD 7000 10000 Skills & Technical Expertise Required: Netlist to GDSII at block level, Subsystem Level and at Full chip. Worked on multiple tapeouts on Netlist to GDSII Hierarchical partitioning and…